

Laboratory 5 (w11-14)  
2025/2026

# Microwave Devices and Circuits for Radiocommunications

# MDCR Project

# Assignment


- Design a low-noise multi-stage transistor amplifier required to provide a power gain of  **$G$  [dB]** and a noise factor of  **$F$  [dB]** at the design frequency  **$f$  [GHz]**.
- At the output of the amplifier insert a order  **$N$**  bandpass filter with fractional bandwidth of the passband  **$B$  [%]** around the design frequency.

# Assignment

- The matching networks and filter must be implemented with transmission lines (stubs: L7-L8).
- The use of the transistors we used in lectures and laboratories examples is not permitted (NE 71084, ATF 34143)
- Delivery deadline: last day of the semester (06.06.2021, 23:59:59)


# Assignment

- this structure is frequently encountered in radiocommunication systems




# Multistage amplifiers

- Interstage matching can be designed in two modes:
  - Each stage is matched to a virtual  $\Gamma = 0$




# Multistage amplifier design



- The design for input and output matching must be achieved on a single transistor schematic (recommended: easier)

# Interstage matching


- One of the stages creates through its matching network a reflection coefficient  $\Gamma=0$  towards which the other stage is matched



The two shunt stubs  
combine into a single one

# Interstage matching

- The two shunt stubs combine into a single one



# Practical Procedure

---

# Step - 1

- Split performance parameters on the 2 stages
  - G
  - F
- Uses Friis formula
- Pt. 3 example

$$G_{cas} = G_1 \cdot G_2$$

$$F_{cas} = F_1 + \frac{1}{G_1}(F_2 - 1)$$

- 2 equations, 4 unknowns, multiple solutions

# Friis Formula (noise)

$$G_{cas} = G_1 \cdot G_2$$

$$F_{cas} = F_1 + \frac{1}{G_1} (F_2 - 1)$$

- Friis formula
  - first stage: low noise factor, probably resulting in a smaller gain
  - second stage: high gain, probably resulting in higher noise factor
- It's essential to introduce a design margin (reserve:  $\Delta F$ ,  $\Delta G$ )
  - $G = G_{design} + \Delta G$
  - $F = F_{design} - \Delta F$
- Interpretation of the design target
  - $G > G_{design}$ , better, but it's not required to sacrifice other parameters to maximize the gain
  - $F < F_{design}$ , better, the smaller the better, we must target **the smallest possible noise** factor as long as the other design parameters **are met**

# Friis Formula (noise)

- Friis formula
  - first stage: low noise factor, probably resulting in a smaller gain
  - second stage: high gain, probably resulting in higher noise factor
- Division between the two stages (Estimated!)
  - input stage:  $F_1 = 0.7$  dB,  $G_1 = 9$  dB
  - output stage:  $F_2 = 1.2$  dB,  $G_2 = 13$  dB
- To verify the result apply Friis formula
- First transform to **linear scale** !

$$F_1 = 10^{\frac{F_1[dB]}{10}} = 10^{0.07} = 1.175$$

$$F_2 = 10^{\frac{F_2[dB]}{10}} = 10^{0.12} = 1.318$$

$$F_{cas} = F_1 + \frac{1}{G_1} (F_2 - 1) = 1.215$$

$$F_{cas} = 10 \cdot \log(1.215) = 0.846 \text{ dB}$$

$$G_1 = 10^{\frac{G_1[dB]}{10}} = 10^{0.9} = 7.943$$

$$G_2 = 10^{\frac{G_2[dB]}{10}} = 10^{1.3} = 19.953$$

$$G_{cas} = G_1 \cdot G_2 = 158.49$$

$$G_{cas} = 10 \cdot \log(158.49) = 22 \text{ dB}$$

# Friis Formula (noise)

- Avago/Broadcom AppCAD

The screenshot shows the AppCAD - [NoiseCalc] software interface. The main window displays a table of noise calculation results for two stages. The 'Set Number of Stages' is set to 2, and the 'Calculate [F4]' button is visible. The table is divided into 'Stage Data' and 'Stage Analysis' sections. The 'Stage Data' section shows parameters for Stage 1 (Avago Duplexer) and Stage 2 (Avago ATF-36xxx). The 'Stage Analysis' section shows the overall system analysis results. Red circles highlight the Noise Figure values for Stage 1 (0.7 dB) and Stage 2 (1.2 dB) in the Stage Data table, and the overall Gain (22.00 dB) and Noise Figure (0.85 dB) in the System Analysis table.

AppCAD - [NoiseCalc]

File Calculate Application Examples Options Help

NoiseCalc Set Number of Stages = 2 Calculate [F4]

Stage Data	Units	Stage 1	Stage 2
Stage Name:		Avago Duplexer	Avago ATF-36xxx
Noise Figure	dB	0.7	1.2
Gain	dB	9	13
Output IP3	dBm	100	14.5
dNF/dTemp	dB/°C	0	0
dG/dTemp	dB/°C	0	0
<b>Stage Analysis:</b>			
NF (Temp corr)	dB	0.70	1.20
Gain (Temp corr)	dB	9.00	13.00
Input Power	dBm	-50.00	-41.00
Output Power	dBm	-41.00	-28.00
d NF/d NF	dB/dB	0.97	0.15
d NF/d Gain	dB/dB	-0.03	0.00
d IP3/d IP3	dBm/dBm	0.00	1.00

Enter System Parameters:

Input Power	-50	dBm
Analysis Temperature	25	°C
Noise BW	1	MHz
Ref Temperature	25	°C
S/N (for sensitivity)	10	dB
Noise Source (Ref)	290	*K

System Analysis:

Gain =	22.00	dB
Noise Figure =	0.85	dB
Noise Temp =	82.34	*K
SNR =	63.13	dB
MDS =	-113.13	dBm
Sensitivity =	-103.13	dBm
Noise Floor =	-173.13	dBm/Hz

Input IP3 =	-7.50	dBm
Output IP3 =	14.50	dBm
Input IM level =	-135.00	dBm
Input IM level =	-85.00	dBc
Output IM level =	-113.00	dBm
Output IM level =	-85.00	dBc
SFDR =	70.42	dB

# Step - 1

- Result:
  - first amplifier  $G_1/F_1$
  - second amplifier  $G_2/F_2$

# Step - 2

- Choose appropriate transistor(**s**) (Gi/Fi)
- Time consuming
- Depending on the design frequency :
  - bipolar
  - unipolar
- Starting from selection guides **recommended**
- Pt. 5 example

# Step - 2


- Few selection guides available on rf-opto
- -> Google: microwave/rf transistor, low noise, LNA

Low Noise pHEMTs (Typical Specifications @ 25°C Case Temperature)

Part Number	Gate Width (μm)	Frequency Range (GHz)	Test Freq. (GHz)	V <sub>dd</sub> (V)	I <sub>dd</sub> (mA)	NF <sub>o</sub> (dB)	G <sub>a</sub> (dB)	OIP3 (dBm)	P <sub>1dB</sub> (dBm)	Package
ATF-33143	1600	0.45 - 6	2	4	80	0.5	15.0	33.5	+22	SOT-343 (SC-70)
ATF-331M4	1600	0.45 - 6	2	4	60	0.6	15.0	31	+19	MiniPak <sup>[2]</sup>
ATF-34143	800	0.45 - 6	2	4	60	0.5	17.5	31.5	+20	SOT-343 (SC-70)
ATF-35143	400	0.45 - 6	2	2	15	0.4	18.0	21	+10	SOT-343 (SC-70)
ATF-38143	800	0.45 - 6	2	2	10	0.4	16.0	22	+12	SOT-343 (SC-70)
ATF-36077	200	1.5 - 18	12	1.5	10	0.5	12.0	—	+5	70 mil SM
ATF-36163	200	1.5 - 18	12	1.5	15	1.2	10.0	—	+5	SOT-363 (SC-70)

# Step - 2

- Take into account the typical variation of the parameters to estimate from test frequency to design frequency
  - Noise factor **increases** with increasing frequency
  - Gain **decreases** with increasing frequency




# Step - 2

- Result
  - candidate T1: **ATF34143**
  - candidate T2: **NE71084**

# Step - 3

- Obtain model data for the candidate transistor(**s**)
- Most often S parameter files (Touchstone)
- Google, manufacturer site: S2p files, S parameters etc.




# Step - 4

- Investigate the transistor
  - schematic 1/lab 3-4
  - compute some values (check G/F at design frequency)
  - compute some circles (position, diameter)
  - estimate/choose GS/GL
    - similar to lab3-4
    - for each transistor
- Pt. 7 example

# Step - 4

- introduce a succession of multiple S parameter files and simulate (**repeatedly**)



# Step - 4


- Result
  - candidate T1: **ATF34143** la 3V, 20mA, **GS1 = ~ ... dB, GL1 = ~ ...dB**
  - candidate T2: **NE71084** la 3V, 1mA , **GS2 = ~ ... dB, GL2 = ~ ...dB**

# Step - 5

- For each transistor:
- Design of the input matching network
  - schematics 1~2/lab 3-4
- circles on the Smith Chart
  - stability circle
  - noise circle(**s**) (~chosen F)
  - gain circle(**s**) (~chosen GS)
- Pt. 8,9 example

# Step - 5

- Use a marker to get the value of the reflection coefficient  $\Gamma_S$ 
  - draw a dummy circle to have a point for the marker



# Step - 5

- Calculate the electrical lengths of the two series/parallel lines according to the examples in the course/project
  - write down (on paper) the computation (**!!"andrei" factor**)

$$\cos(\varphi + 2\theta) = -|\Gamma_S|$$

$$\theta_{sp} = \beta \cdot l = \tan^{-1} \frac{\mp 2 \cdot |\Gamma_S|}{\sqrt{1 - |\Gamma_S|^2}}$$

# Step - 5


- Result:
  - electrical length  **$E_1$ ,  $E_2$**
  - for each transistor

# Step - 6

- For each transistor:
- Design of the output matching network
  - schematics 1~2/lab 3-4
- circles on the Smith Chart
  - stability circle
  - ~~■ noise circle(**s**) (~chosen F)~~
  - gain circle(**s**) (~chosen GL)
- Pt. 8,9 example

# Step - 6

- Use a marker to get the value of the reflection coefficient  $\Gamma_L$



# Step - 6

- Calculate the electrical lengths of the two series/parallel lines according to the examples in the course/project
  - write down (on paper) the computation (**!!"andrei" factor**)

$$\cos(\varphi + 2\theta) = -|\Gamma_L|$$

$$\theta_{sp} = \beta \cdot l = \tan^{-1} \frac{\mp 2 \cdot |\Gamma_L|}{\sqrt{1 - |\Gamma_L|^2}}$$



# Step - 6

- Result:
  - electrical length  $E_3, E_4$
  - for each transistor



# Step - 7

- For each transistor
- Check  $E_1, E_2, E_3, E_4$
- Insert lines  $E_1, E_2$  as the input network and  $E_3, E_4$  as the output network and check if the proposed  $G / NF$  results are obtained.
  - Check and repeat the calculations
  
- Pt. 8,9 example

# Step - 7



# Step - 7



# Step - 7

- Result
  - adopted T<sub>1</sub>: **ATF34143** I<sub>a</sub> 3V, 20mA, GS<sub>1</sub> = ... dB, GL<sub>1</sub> = ...dB
  - adopted T<sub>2</sub>: **NE71084** I<sub>a</sub> 3V, 1mA, GS<sub>2</sub> = ... dB, GL<sub>2</sub> = ...dB

# Step - 8


- Following steps 1-7 we have two functional one transistor amplifier stages which fulfill Friis formulae:

- $G_1, G_2$        $G_{cas} = G_1 \cdot G_2$        $G_{cas} [dB] = G_{tema} + \Delta G$
- $F_1, F_2$        $F_{cas} = F_1 + \frac{1}{G_1} (F_2 - 1)$        $F_{cas} [dB] = F_{tema} - \Delta F$

- Cascade connection of the two amplifiers to get a single two stage amplifier
- Pt. 10 example

# Step - 8

- Following steps 5,6 we know the electrical lengths of the lines from the output of first transistor and input of the second transistor







The two shunt stubs will combine into a single shunt stub

# Step - 8

- The two series lines keep their previous values
  - **Attention!** solutions are dual +/- for both amplifiers, for every series line any of the two solutions are available (**independently**)
- The two shunt lines combine into a single shunt line
  - **Attention!** admittances are in parallel and add up, not the electrical lengths
  - Recovering  $\text{Im}(y_1)$ ,  $\text{Im}(y_2)$  from step 5,6 computations is required
  - Solutions for admittances are also dual, chose (+/-) values corresponding to **already chosen solutions** for the series lines

# Step - 8

- 4 possible combinations
  - admittances** are in parallel and **add up**, not the electrical lengths



$$\text{Im}[y_{sp}] = \text{Im}[y_{L1}(\theta)] + \text{Im}[y_{S2}(\theta)]$$


$$\theta_{sp} = \tan^{-1}(\text{Im}[y_{sp}])$$

# Step - 8

- Compute the required admittance of the combined shunt stub
  - $\text{Im}(y) = \text{Im}(y_1) + \text{Im}(y_2)$
- Compute the electrical length that offer this admittance
  - $E = \tan^{-1}(\text{Im}(y))$
- Combine the two amplifiers, keeping the series lines and replacing the interstage shunt stubs with the computed combined shunt stub




# Step - 8

- Result
  - final amplifier
- Simulate to verify computations
  - Pt. 11 example



# Step - 8

- Simulate to verify computations



# Step - 9

- Design and draw filter schematic
- Pt. 13 example
  
- Depending on the type of filter formulae and schematic are different
  - other type other than coupled-lines offers bonus point


# Step - 9

- **Attention!** Filter design can be done only by computation
  - due to high number of parameters (order 5-6, 12-14 parameters) **it's not possible** to get good results by tuning

n	$g_n$	$Z_o J_n$	$Z_{oe} [\Omega]$	$Z_{oo} [\Omega]$
1	1.6703	0.306664	70.04	39.37
2	1.1926	0.111295	56.18	45.05
3	2.3661	0.09351	55.11	45.76
4	0.8419	0.111294	56.18	45.05
5	1.9841	0.306653	70.03	39.37


# Step - 9

- Simulate to verify filter separately



# Step - 9

- Check carefully the passband, and maximum ripple/loss in passband
  - correct passband is **significant** in project grade
  - eventual uncontrolled losses in passband will lower amplifier gain and gain assignment fulfillment might fail



# Step - 10

- Follow lab 3 principles for final tune
  - input lines mainly to change noise, output lines only change gain
- Pt. 14 example

# Step - 11

- Implement supplemental design for additional points
  - Proving additional points will require submission of archived ADS project (\*.zap)

# Supplement Transistor

# Choosing a transistor

- Selection guide

RF discretés  
Selection guide



[www.infineon.com/rf](http://www.infineon.com/rf)



# Choosing a transistor

- Selection guide
  - Low noise / LNA
  - frequency

Ultra-low-noise SiGe:C transistors up to 12 GHz



Product name	SP No	OPN	Electrical characteristics								Package
			$V_{CE0}$ (max) [V]	$I_C$ (max) [mA]	$NF_{min}$ (typ) [dB]	$G_{max}$ (typ) [dB]	OIP3 [dBm]	OP1dB [dBm]	$f_T$ (typ) [GHz]	$P_{tot}$ (max) [mW]	
BFP640ESD	SP000785482	BFP640ESDH6327XTSA1	4.1	50.0	0.65	25.0	27.0	12.0	46.0	200.0	SOT343
BFP640FESD	SP000890034	BFP640FESDH6327XTSA1	4.1	50.0	0.55	26.5	26.0	11.5	46.0	200.0	TSFP-4-1
BFP620	SP000745302	BFP620H7764XTSA1	2.3	80.0	0.7	21.5	25.5	14.5	65.0	185.0	SOT343
BFP620F	SP000745304	BFP620FH7764XTSA1	2.3	80.0	0.7	21.0	25.0	14.0	65.0	185.0	TSFP-4-1
BFP640	SP000745306	BFP640H6327XTSA1	4.0	50.0	0.65	24.0	26.5	13.0	40.0	200.0	SOT343
BFP640F	SP000750404	BFP640FH6327XTSA1	4.0	50.0	0.65	23.0	27.5	13.5	40.0	200.0	TSFP-4-1

# Choosing a transistor

- Select candidate
  - Ex: BFP620F

Ultra-low-noise SiGe:C transistors up to 12 GHz



Product name	SP No	OPN	Electrical characteristics								Package
			V <sub>CEO</sub> (max) [V]	I <sub>C</sub> (max) [mA]	NF <sub>min</sub> (typ) [dB]	G <sub>max</sub> (typ) [dB]	OIP3 [dBm]	OP1dB [dBm]	f <sub>T</sub> (typ) [GHz]	P <sub>tot</sub> (max) [mW]	
BFP640ESD	SP000785482	BFP640ESDH6327XTSA1	4.1	50.0	0.65	25.0	27.0	12.0	46.0	200.0	SOT343
BFP640FESD	SP000890034	BFP640FESDH6327XTSA1	4.1	50.0	0.55	26.5	26.0	11.5	46.0	200.0	TSFP-4-1
BFP620	SP000745302	BFP620H7764XTSA1	2.3	80.0	0.7	21.5	25.5	14.5	65.0	185.0	SOT343
BFP620F	SP000745304	BFP620FH7764XTSA1	2.3	80.0	0.7	21.0	25.0	14.0	65.0	185.0	TSFP-4-1
BFP640	SP000745306	BFP640H6327XTSA1	4.0	50.0	0.65	24.0	26.5	13.0	40.0	200.0	SOT343
BFP640F	SP000750404	BFP640FH6327XTSA1	4.0	50.0	0.65	23.0	27.5	13.5	40.0	200.0	TSFP-4-1

- Search model
  - check zip on rf-opto
  - Google BFP620F s2p

# Choosing a transistor, model

- zip: 8064 files
- BFP620F: 281 files
  - various DC bias
  - required “w\_noise” !!
    - **with noise**

BFP620F_VCE_2.3V_IC_50mA.s2p	6 853	2 775	2016-0
BFP620F_VCE_2.3V_IC_53mA.s2p	6 853	2 802	2016-0
BFP620F_VCE_2.3V_IC_55mA.s2p	6 853	2 779	2016-0
BFP620F_VCE_2.3V_IC_60mA.s2p	6 853	2 788	2016-0
BFP620F_VCE_2.3V_IC_65mA.s2p	6 853	2 778	2016-0
BFP620F_VCE_2.3V_IC_70mA.s2p	6 853	2 778	2016-0
BFP620F_VCE_2.3V_IC_75mA.s2p	6 853	2 782	2016-0
BFP620F_VCE_2.3V_IC_80mA.s2p	6 853	2 775	2016-0
BFP620F_w_noise_VCE_0.3V_IC_1.0mA...	7 105	2 775	2016-0
BFP620F_w_noise_VCE_0.3V_IC_3.0mA...	7 105	2 810	2016-0
BFP620F_w_noise_VCE_0.3V_IC_5.0mA...	7 105	2 804	2016-0
BFP620F_w_noise_VCE_0.3V_IC_7.0mA...	7 105	2 810	2016-0
BFP620F_w_noise_VCE_0.3V_IC_8.0mA...	7 105	2 797	2016-0
BFP620F_w_noise_VCE_0.3V_IC_10mA.s...	7 104	2 768	2016-0
BFP620F_w_noise_VCE_0.3V_IC_12mA.s...	7 104	2 771	2016-0
BFP620F_w_noise_VCE_0.3V_IC_13mA.s...	7 104	2 779	2016-0
BFP620F_w_noise_VCE_0.3V_IC_15mA.s...	7 104	2 770	2016-0
BFP620F_w_noise_VCE_0.3V_IC_17mA.s...	7 104	2 753	2016-0

ro	2/12/2021 10:51 AM	File folder
test D	10/16/2020 3:45 AM	File folder
5G.pdf	9/30/2019 2:18 PM	Adobe Acrobat Docu...
infineon_rft.zip	1/14/2020 9:46 AM	zip Archive
Infineon-RFTransistor-AWR_MWO_Design_Kit-S...	1/14/2020 9:43 AM	zip Archive
Infineon-RFTransistor-Keysight_ADS_Design_Kit...	1/14/2020 9:43 AM	zip Archive

# Choosing a transistor, datasheet

- Search Google BFP620F datasheet
- Preferably from the official website (if it still exists)



## BFP620F

**Low profile high gain silicon NPN RF bipolar transistor**



Order now



Technical documents



Simulation



Support

## Product description

The BFP620F is a RF bipolar transistor based on SiGe:C technology that is part of Infineon's established sixth generation transistor family. Its high gain and low noise characteristics make the device suitable for frequencies as high as 6 GHz. It remains cost competitive without compromising on ease of use.



# Choosing a transistor, datasheet

- Parameters vary with frequency and DC bias

**Table 6** AC characteristics,  $V_{CE} = 1.5\text{ V}$ ,  $f = 1.8\text{ GHz}$

Parameter	Symbol	Values			Unit	Note or test condition
		Min.	Typ.	Max.		
Power gain		-		-	dB	$I_C = 50\text{ mA}$
<ul style="list-style-type: none"> <li>Maximum power gain</li> <li>Transducer gain</li> </ul>	$G_{ms}$ $ S_{21} ^2$		21 19.5			
Noise figure					dBm	$I_C = 5\text{ mA}$
<ul style="list-style-type: none"> <li>Minimum noise figure</li> </ul>	$NF_{min}$		0.7			
Linearity					dBm	$I_C = 50\text{ mA}$ , $V_{CE} = 2\text{ V}$ , $Z_S = Z_L = 50\ \Omega$
<ul style="list-style-type: none"> <li>3rd order intercept point at output</li> <li>1 dB gain compression point at output</li> </ul>	$OIP_3$ $OP_{1dB}$		25 14			

**Table 7** AC characteristics,  $V_{CE} = 1.5\text{ V}$ ,  $f = 6\text{ GHz}$

Parameter	Symbol	Values			Unit	Note or test condition
		Min.	Typ.	Max.		
Power gain		-		-	dB	$I_C = 50\text{ mA}$
<ul style="list-style-type: none"> <li>Maximum power gain</li> <li>Transducer gain</li> </ul>	$G_{ma}$ $ S_{21} ^2$		10 9.5			
Noise figure					dBm	$I_C = 5\text{ mA}$
<ul style="list-style-type: none"> <li>Minimum noise figure</li> </ul>	$NF_{min}$		1.3			

# Choosing a transistor, datasheet

- Graphs with frequency variation
  - NF (f)




Figure 12

Noise figure  $NF_{\min} = f(f)$ ,  $Z_S = Z_{S,\text{opt}}$ ,  $V_{CE} = 1.5\text{ V}$ ,  $I_C = 5 / 50\text{ mA}$

# Choosing a transistor, datasheet

- Graphs with frequency variation
  - $G(f)$




Figure 8

Gain  $G_{ma}$ ,  $G_{ms}$ ,  $|S_{21}|^2 = f(f)$ ,  $V_{CE} = 1.5 \text{ V}$ ,  $I_C = 50 \text{ mA}$

# Choosing a transistor, datasheet

- Graphs useful for DC bias selection
  - NF ( $I_C$ )




Figure 13

Noise figure  $NF_{\min} = f(I_C)$ ,  $Z_S = Z_{S,opt}$ ,  $V_{CE} = 1.5$  V,  $f =$  parameter in GHz

# Choosing a transistor, datasheet

- Graphs useful for DC bias selection
  - $G(I_C)$




Figure 9

Maximum power gain  $G_{\max} = f(I_C)$ ,  $V_{CE} = 1.5$  V,  $f =$  parameter in GHz

# Choosing a transistor, datasheet

- Graphs useful for DC bias selection
  - $G(V_{CE})$




Figure 10

Maximum power gain  $G_{\max} = f(V_{CE})$ ,  $I_C = 50 \text{ mA}$ ,  $f = \text{parameter in GHz}$

# Choosing a transistor, datasheet

- Typically:
  - **low DC bias** values (e.g. BFP620F:  $1.5\text{V } V_{CE}$ ,  $5\text{mA } I_C$ ) provide **lower noise**
  - **high DC bias** values  $V_{CE}$ ,  $I_C$  provide **higher gain**

# Choosing a transistor, datasheet

- s2p files are plain text and can be viewed directly

The screenshot shows a file explorer window on the left with a list of files named BFP620F\_w\_noise\_VCE\_1.3V\_IC\_45mA.s2p through BFP620F\_w\_noise\_VCE\_1.5V\_IC\_40mA.s2p. The text editor on the right displays the content of BFP620F\_w\_noise\_VCE\_1.5V\_IC\_5.0mA.s2p. The content is a table of noise parameters for the BFP620F transistor. A red circle highlights the NFmin column in the table.


File	Edit	View
6.900	0.3600	133.5
7.000	0.3630	132.0
7.100	0.3660	130.6
7.200	0.3692	129.2
7.300	0.3733	127.8
7.400	0.3775	126.5
7.500	0.3827	125.3
7.600	0.3880	124.2
7.700	0.3939	123.0
7.800	0.3999	121.9
7.900	0.4074	120.9
8.000	0.4140	120.0

f	NFmin	Gammaopt	rn/50
GHz	dB	MAG	ANG
0.450	0.60	9.26	8
0.900	0.67	6.25	19
1.500	0.73	4.24	21
1.800	0.75	3.22	24
1.900	0.76	2.18	38
2.400	0.81	1.15	54
3.500	0.91	0.14	75
5.500	1.08	0.11	178
6.000	1.12	0.10	207


# Choosing a transistor, ADS

- Transistors are inserted with two-port components
  - based on an s2p file that is loaded from disk
  - Component Palette: Data Items > two-port (2)



# Choosing a transistor, ADS

- schematic 1/lab 3-4
- insert a two-port with s2p file and simulate to fast check values (**change** s2p and **repeat**)




freq	K	MAG	NFmin	Sopt	Rn	G0	GLmax	GSmax
5.000 GHz	0.538	15.295	0.700	0.160 / 106...	19.500	8.974	1.634	4.249



# DC Bias

- <https://rf-opto.etti.tuiasi.ro>
- Agilent Application Notes
  - decoupling signal from DC Bias circuitry
  - DC Bias circuits for microwave transistors
- Appcad has tools for designing DC Bias circuits



# DC Bias




# DC Bias, typical choke



# DC Bias, typical schematics/values




# DC Bias, elements in E/S



$$S_{11} \text{ (AT 4 GHz)} = 0.52 \angle 154^\circ$$


$$S_{11} \text{ (AT 0.1 GHz)} = 0.901 \angle -14.9^\circ$$




$$S'_{11} \text{ (AT 4 GHz)} = 0.52 \angle 154^\circ \text{ UNCHANGED AT 4 GHz}$$

$$S'_{11} \text{ (AT 0.1 GHz)} = 1.066 \angle -8.5^\circ \quad |S_{11}| > 1 \text{ AT 0.1GHz}$$


# DC Bias, bipolar transistors



NON-STABILIZED



VOLTAGE FEEDBACK



VOLTAGE FEEDBACK AND CONSTANT  
BASE CURRENT SOURCE

# Contact

- Laboratorul de microunde si optoelectronica
- <https://rf-opto.etti.tuiasi.ro>
- [rdamian@etti.tuiasi.ro](mailto:rdamian@etti.tuiasi.ro)