
#### Laboratory 4 (w9-10)

2021/2022

# **Microwave Devices and Circuits**

# Short theory


# **Reflection and power / Model**




- The source has the ability to sent to the load a certain maximum power (available power) P<sub>a</sub>
- For a particular load the power sent to the load is less than the maximum (mismatch) P<sub>L</sub> < P<sub>a</sub>
- The phenomenon is "as if" (model) some of the power is reflected P<sub>r</sub> = P<sub>a</sub> P<sub>L</sub>
- The power is a scalar !

## **Power / Matching**

 Two ports in which matching influences the power transfer





## **Amplifier as two-port**




- Charaterized with S parameters
- normalized at Zo (implicit 50Ω)
- Datasheets: S parameters for specific bias conditions

#### **S** parameters





## **Amplifier as two-port**



For an amplifier two-port we are interested in:

- stability
- power gain
- noise (sometimes small signals)
- linearity (sometimes large signals)

### Stability

$$|\Gamma_{in}| < 1$$
  $|S_{11} + \frac{S_{12} \cdot S_{21} \cdot \Gamma_L}{1 - S_{22} \cdot \Gamma_L}| < 1$ 

$$|\Gamma_{out}| < 1$$
  $S_{22} + \frac{S_{12} \cdot S_{21} \cdot \Gamma_S}{1 - S_{11} \cdot \Gamma_S} < 1$ 

 We can calculate conditions to be met by **\Gamma\_s** to achieve stability

# **Output stability circle (CSOUT)**

$$\left|\Gamma_{L} - \frac{\left(S_{22} - \Delta \cdot S_{11}^{*}\right)^{*}}{\left|S_{22}\right|^{2} - \left|\Delta\right|^{2}}\right| = \left|\frac{S_{12} \cdot S_{21}}{\left|S_{22}\right|^{2} - \left|\Delta\right|^{2}}\right|$$

$$\left|\Gamma_{L}-C_{L}\right|=R_{L}$$

- We obtain the equation of a circle in the complex plane, which represents the locus of Γ<sub>L</sub> for the limit between stability and instability (|Γ<sub>in</sub>| = 1)
- This circle is the output stability circle (Γ<sub>L</sub>)


$$C_{L} = \frac{\left(S_{22} - \Delta \cdot S_{11}^{*}\right)^{*}}{\left|S_{22}\right|^{2} - \left|\Delta\right|^{2}} \qquad R_{L} = \frac{\left|S_{12} \cdot S_{21}\right|}{\left|\left|S_{22}\right|^{2} - \left|\Delta\right|^{2}\right|}$$

# Input stability circle (CSIN)


- Similarly  $\begin{vmatrix} S_{22} + \frac{S_{12} \cdot S_{21} \cdot \Gamma_S}{1 - S_{11} \cdot \Gamma_S} \end{vmatrix} = 1$
- We obtain the equation of a circle in the complex plane, which represents the locus of Γ<sub>s</sub> for the limit between stability and instability (|Γ<sub>out</sub>| = 1)
- This circle is the input stability circle (Γ<sub>S</sub>)

$$C_{S} = \frac{\left(S_{11} - \Delta \cdot S_{22}^{*}\right)^{*}}{\left|S_{11}\right|^{2} - \left|\Delta\right|^{2}} \qquad R_{S} = \frac{\left|S_{12} \cdot S_{21}\right|}{\left|\left|S_{11}\right|^{2} - \left|\Delta\right|^{2}\right|}$$





## **Amplifier as two-port**



- For an amplifier two-port we are interested in:
  - stability

#### power gain


- noise (sometimes small signals)
- linearity (sometimes large signals)

# **Design for Specified Gain**

- In many cases we need an approach other than "brute force" when we prefer to design for less than the maximum obtainable gain, in order to:
  - improve noise behavior (L3 + C9)
  - improve stability
  - improve VSWR
  - control performance at multiple frequencies
  - improve amplifier's bandwidth


## Wide bandwidth amplifier

 Design for maximum gain at two different frequencies creates an frequency unbalanced amplifier




## Wide bandwidth amplifier


- Design for maximum gain at highest frequency
- Controlled mismatch at lower frequency
  - eventually at more frequencies inside the bandwidth




# **Design for Specified Gain**



In the unilateral assumption:




# **Design for Specified Gain**



- power gain added by the input matching circuit **is not** influenced by the output matching circuit  $G_s = G_s(\Gamma_s)$
- power gain added by the output matching circuit is not influenced by the input matching circuit  $G_L = G_L(\Gamma_L)$
- Output /Input match can be designed independently
  - We can impose different demands for input/output
  - Total gain is:


 $G_T = G_S \cdot G_0 \cdot G_L \qquad \qquad G_T[dB] = G_S[dB] + G_0[dB] + G_L[dB]$ 

# G<sub>S</sub>(Γ<sub>S</sub>)




 $G_{S} = \frac{1 - \left| \Gamma_{S} \right|^{2}}{\left| 1 - S_{11} \cdot \Gamma_{S} \right|^{2}}$ 

# $G_{s}(\Gamma_{s})$ , constant value contours




# $G_{s}(\Gamma_{s})$ , constant value contours



$$G_{S} = \frac{1 - |\Gamma_{S}|^{2}}{|1 - S_{11} \cdot \Gamma_{S}|^{2}}$$

$$G_{S\max} = G_S \big|_{\Gamma_S = S_{11}^*}$$

#### $G_{s}[dB](\Gamma_{s})$ , constant value contours




#### Input section constant gain circles

$$\begin{aligned} \left| \Gamma_{S} - \frac{g_{S} \cdot S_{11}^{*}}{1 - (1 - g_{S}) \cdot |S_{11}|^{2}} \right| &= \frac{\sqrt{1 - g_{S}} \cdot (1 - |S_{11}|^{2})}{1 - (1 - g_{S}) \cdot |S_{11}|^{2}} \qquad |\Gamma_{S} - C_{S}| = R_{S} \\ C_{S} &= \frac{g_{S} \cdot S_{11}^{*}}{1 - (1 - g_{S}) \cdot |S_{11}|^{2}} \qquad R_{S} = \frac{\sqrt{1 - g_{S}} \cdot (1 - |S_{11}|^{2})}{1 - (1 - g_{S}) \cdot |S_{11}|^{2}} \end{aligned}$$

- Equation of a circle in the complex plane where Γ<sub>S</sub> is plotted
   Interpretation: Any reflection coefficient Γ<sub>S</sub> which plotted in the complex plane lies on the circle drawn for g<sub>circle</sub> = G<sub>circle</sub>/G<sub>Smax</sub> will lead to a gain G<sub>S</sub> = G<sub>circle</sub>
  - Any reflection coefficient  $\Gamma_s$  plotted **outside** this circle will lead to a gain  $G_s < G_{circle}$
  - Any reflection coefficient Γ<sub>s</sub> plotted inside this circle will lead to a gain G<sub>s</sub> > G<sub>circle</sub>
- Similar discussion for output port (Γ<sub>L</sub>) CCCIN/CCCOUT


# CCCIN, CCCOUT



Circles are plotted for requested values (in dB!)
 It is usefull to compute G<sub>Smax</sub> and G<sub>Lmax</sub> before


in order to request relevant circles

# CCCIN, CCCOUT




Cercurile se reprezinta pentru valorile cerute in dB
 Este utila calcularea G<sub>Smax</sub> si G<sub>Lmax</sub> anterior

## **Amplifier as two-port**



- For an amplifier two-port we are interested in:
  - stability
  - power gain
  - noise (sometimes small signals)
  - linearity (sometimes large signals)


# Noise Figure F




 The noise figure F, is a measure of the reduction in signal-to-noise ratio between the input and output of a device

$$F = \frac{S_i / N_i}{S_o / N_o} \bigg|_{T_0 = 290K}$$


# **F(Γ<sub>S</sub>)**




# $F[dB](\Gamma_s)$




#### $F[dB](\Gamma_s)$ , constant value contours



#### $G_{s}[dB](\Gamma_{s})$ , constant value contours




# CZ – Noise Circle (input port only!)



# Example, LNA @ 5 GHz


- Low Noise Amplifier
- At the input port we must compromise between
  - noise (input constant noise circle CZ)
  - power gain (input constant gain circle CCCIN)
  - stability (input stability circle CSIN)
- At the output port noise does not intervene (no influence). The compromise is between:
  - power (output constant gain circle CCCOUT)
  - stability (output stability circle CSOUT)

# Input matching circuit



If we can afford a 1.2dB decrease of the input gain for better NF, Q (Gs = 1 dB), position m1 above is better
 We obtain better (smaller) NF


# **Output matching circuit**




output constant gain circles CCCOUT: -0.4dB, -0.2dB, odB, +0.2dB
 The lack of noise restrictions allows optimization for better gain (close to maximum – position m4)

### LNA – Low Noise Amplifier


 Usually a transistor suitable for implementing an LNA at a certain frequency will have input gain circles and noise circles in the same area for Γ<sub>s</sub>




# **Design for Specified Gain**




In the unilateral assumption:




### The Smith Chart, series reactance




### The Smith Chart, shunt susceptance



## Matching, series reactance







$$z_{L} = r_{L} + j \cdot x_{L}$$
$$z_{in} = r_{L} + j \cdot (x_{L} + x_{1})$$
$$r_{in} = r_{L}$$

- Match can be obtained if and only if r<sub>L</sub> = 1
- we compensate the reactive part of the load

 $j \cdot x_1 = -j \cdot x_L$ 


## Matching, shunt susceptance






- Match can be obtained if and only if g<sub>L</sub> = 1
- we compensate the reactive part of the load  $j \cdot b_1 = -j \cdot b_L$


## Smith chart, r=1 and g=1




### series C, shunt C / shunt C, series C




### series L, shunt L / shunt L, series L




### series L, shunt C / shunt C, series L



### series C, shunt L / shunt L, series C



# Matching with 2 reactive elements (L Networks)



Forbidden area for current network

### Matching with 2 reactive elements (L Networks)

- For any Γ<sub>L</sub> there are at least 2 possible L networks to achieve match (L+C)
- For some starting areas on the Smith Chart there are 4 possibilities (+2 C+C/L+L networks)
- We choose the network that requires components with existent/practically realizable values
- By adding the resistive elements, we can supplement the number of networks but with loss of signal power (not recommended)

## **Practical Procedure**

## Step o

- Laboratory 3-4 will take 2 sessions to complete:
  - lab 3: In the first session you will work with the design data in the example in the lab manual in order to create the <u>4 (correct) schematics</u> in a single ADS project
  - lab 4: starting from the 4 (verified) schematics to design your amplifier (individual data)
- Caution! the 4 schematics must be saved in the "networks" folder inside the "...\_prj" folder (ADS project) in order to belong to that particular project (and have simulation enabled)



Write by hand on a sheet of paper 100 times:


 I solemnly promise to read the text AND NOT to jump from picture to picture



- Get from the online exam interface from the rf-opto server your individual data
  - design frequency fo [GHz]
  - noise factor NF [dB] (upper limit for the design, if you obtain a lower value it's better, the lowest possible value is highly desirable)
  - power gain G [dB] (lower limit for the design, if you obtain a higher value it's better, acceptable)



### change the simulation frequency in schematic 1 to fo and simulate it again





 check some values in the table (some obtained from controllers, some from equations!)

	Eqn <mark>gamma</mark>	a_opt=Sopt	Eqn <mark>G0=10</mark>						
EqnGSmax=10*log(1/(1-mag(S(1,1))**2)) EqnGLmax=10*log(1/(1-mag(S(2,2))**2))									
	, K				D			00	
freq	ĸ	MAG	NFmin	Sopt	Rn	G0	GLmax	GSmax	
5.000 GHz	0.5.	3 15.29	0.700	0/60 / 106	19.500	8.974	1.634	4.249	

- verify that the transistor can meet the design requirements (otherwise you must choose another transistor)
  - NFmin < NF</p>
  - MAG > G



## check some values in the table (some obtained from equations!)


	Eqngamma_opt=Sopt			Eqn <mark>G0=10</mark>	*log(mag(S(2,1))	)**2)					
EqnGSmax=10*log(1/(1-mag(S(1,1))**2)) EqnGLmax=10*log(1/(1-mag(S(2,2))**2))											
freq		К	MAG	NFmin	Sopt	Rn	G0	G	Lmax	GSmax	
5.000 GHz		0.533	15.296	0.700	0.660 / 106	19.500	8.9,4		1.634	4.249	

 To meet the gain requirement choose the supplemental values needed (supplemental to fixed value G<sub>o</sub>)

$$G_{design}[dB] = G_{S_{design}}[dB] + G_0[dB] + G_{L_{design}}[dB]$$


 $G_{design}[dB] > G \quad G_{S_{design}}[dB] < GS \max \quad G_{L_{design}}[dB] < GL \max$ 

 in schematic 1 change the values for the circles (instead of {1,2,3} choose some values close to GS\_design, GL\_design, NF\_design) – all numerical values must be in dB





simulate again schematic 1, plot groups of circles and verify they are in the right position




- change the simulation frequency in schematic 2 to fo
- analyze results in schematic 1 and choose a single circle as target for the design (in VAR):
  - stability (input/output)
  - gain (input GS\_design/output GL\_design)
  - noise (input NF\_design)
- plotting these circles is not required
  - they will be effectively used in schematic 3



- even if the circles are not plotted, they are computed (for the transistor)
  - 3 input plane (stability/gain/noise)
  - 2 output (stability/gain)
- It is recommended to provide a margin for the design:
  - G\_design > G + ∆G
  - NF\_design < NF ΔNF</p>
- simulate schematic 2 again


indep(target..CCCIN) (0.000 to 51.000) indep(target..CSIN) (0.000 to 51.000) indep(target..CZ) (0.000 to 51.000) freq (5.000GHz to 5.000GHz)

 change the simulation frequency in schematic 3 – fo and simulate it again
 plot and use the circles computed in schematic 2 as target while tuning






### tune the components in the two L networks to reach the desired points







### tune the components in the two L networks to reach the desired points




- if you cannot reach the appropriate position (by relation to the circles) then most likely the desired position lies in the forbidden area for that particular L network
  - change to another L network (LC/CL, series/shunt etc)






- insert the components obtained by tuning in schematic
   3 as input/output matching networks for the transistor in schematic 4 (values and network shape!)
- change the simulation frequencies in schematic 4 around fo (fo in the center of the simulation range) and simulate it again

CalcNoise=yes






### tune the components in the input/output matching networks for better results



## **Final tune**


input components influence both noise and gain

 they are first to tune, only these 2 while other components remain constant, checking the fulfillment of noise design target while sacrificing (accept worsening of) the gain (up to a point)




## **Final tune**

- output components influence only gain
  - they are tuned next, only these 2 while other components remain constant, checking the fulfillment of gain design target, compensating its worsening during previous noise optimization




## **Final design**

- We obtain (after tuning) the final values and check the fulfillment of the design goal:
  - Power gain higher than the design goal, with a margin (0.5, 1, 2 dB), but we don't sacrifice the noise performance in order to increase it further
  - Band Pass behavior, around fo, is desirable (at least one of the L networks must be a HPF network)



## **Final design**

- We obtain (after tuning) the final values and check the fulfillment of the design data:
  - Noise factor lower than the design goal, as low as possible, the lower the better





- Online exam, Laboratory 4
- You must upload to the server 4 files:
  - project zap file (required)
  - final schematic (sch4) after final tune (image file: jpg/png, get it using "print screen")
  - result: gain after final tune (image file: jpg/png, get it using "print screen")
  - result: noise after final tune (image file: jpg/png, get it using "print screen")



Laboratorul de microunde si optoelectronica
http://rf-opto.etti.tuiasi.ro
rdamian@etti.tuiasi.ro